design-verification phase

design-verification phase
этап обоснования проекта

Авиасловарь. . 2004.

Игры ⚽ Нужно решить контрольную?

Смотреть что такое "design-verification phase" в других словарях:

  • Design closure — is the process by which a VLSI design is modified from its initial description to meet a growing list of design constraints and objectives. Every step in the IC design (such as static timing analysis, placement, routing, and so on) is already… …   Wikipedia

  • Verification and Validation — Verification Validation is the process of checking that a product, service, or system meets specifications and that it fulfils its intended purpose. These are critical components of a quality management system such as ISO… …   Wikipedia

  • Design for Six Sigma — (DFSS) is a separate and emerging business process management methodology related to traditional Six Sigma. While the tools and order used in Six Sigma require a process to be in place and functioning, DFSS has the objective of determining the… …   Wikipedia

  • Design de circuis intégrés — Conception de circuits intégrés La conception (ou le design) de circuits intégrés (ou puces électroniques) consiste à réaliser les nombreuses étapes de développement (flot de conception ou design flow) nécessaires pour concevoir correctement et… …   Wikipédia en Français

  • Design de circuits intégrés — Conception de circuits intégrés La conception (ou le design) de circuits intégrés (ou puces électroniques) consiste à réaliser les nombreuses étapes de développement (flot de conception ou design flow) nécessaires pour concevoir correctement et… …   Wikipédia en Français

  • Verification and validation — IV V redirects here. For NASA s IV V Facility, see Independent Verification and Validation Facility. Verification and validation is the process of checking that a product, service, or system meets specifications and that it fulfills its intended… …   Wikipedia

  • Verification and Validation (software) — In software project management, software testing, and software engineering, Verification and Validation (V V) is the process of checking that a software system meets specifications and that it fulfils its intended purpose. It is normally part of… …   Wikipedia

  • Design review (US Government) — This page refers to the system engineering principle, for the magazine, see: Design Review (publication) In the United States military and NASA s engineering design life cycle, a phase of design reviews are held for technical and programmatic… …   Wikipedia

  • Circuit design — The process of circuit design can cover systems ranging from complex electronic systems all the way down to the individual transistors within an integrated circuit. For simple circuits the design process can often be done by one person without… …   Wikipedia

  • Independent software verification and validation — ISVV stands for Independent Software Verification and Validation. ISVV is targeted at safety critical software systems and aims to increase the quality of software products, thereby reducing risks and costs through the operational life of the… …   Wikipedia

  • Integrated circuit design — Layout view of a simple CMOS Operational Amplifier ( inputs are to the left and the compensation capacitor is to the right ). The metal layers are colored blue and green, the polysilicon is red and vias are crosses. Integrated circuit design, or… …   Wikipedia


Поделиться ссылкой на выделенное

Прямая ссылка:
Нажмите правой клавишей мыши и выберите «Копировать ссылку»